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This paper presents a detailed study on the tran-
sient response of SC integrators taking into account
the effects of amplifier finite gain-bandwidth product
and slew-rate during, unlike previous models, both
the integration and sampling phases. Results are
applied to the design of high-speed low-power Σ∆
modulators and simplified equations are obtained for
manual-estimation of the settling error power.
1. Introduction
As sampling frequency in Σ∆Modulators (Σ∆Ms)
increases in order to cope with XDSL specifications −
demanding high-resolution high-speed low-power
operation − integrator defective settling becomes one
of the most limiting factors in present SC designs. In
this scenario, knowing and quantifying the main
mechanisms degrading the settling of SC integrators
is therefore mandatory.
Although most SC integrator models [1]-[5] take
into account the amplifier finite gain-bandwidth prod-
uct (GB) and slew-rate (SR), they do so only for the
integration phase, while errors derived from the sam-
pling dynamic are omitted, leading to an under-esti-
mation of defective settling specially important in
high-speed applications. The SC integrator model
considered in [6] includes all former errors, but the
developed study is centered on filter design and can-
not be easily extended to the case of Σ∆Ms.
This paper focuses on the analysis of the transient
response of a general SC integrator model during both
the integration and sampling phases, giving also com-
pact expressions for a precise estimation of settling
errors limiting the performance of high-speed Σ∆Ms.
2. Transient Response of SC Integrators
2.1. SC Integrator Model
In order to make a reliable analysis of the transient
response of SC integrators, the generic scheme con-
sidered, illustrated in Fig.1, includes:
• i input branches connected to switching input volt-
age levels,  and ,
• the parasitic capacitor associated to the sum-
mation node,
• the capacitive load associated to the amplifier
output node and to the bottom plate of the integra-
tion capacitor , as well as,
• j branches of an assumed integrator connected to
its output during the sampling phase, which has
switched to input levels during the previous
integration phase.
On the other hand, the amplifier, depicted in Fig.2,
is considered to have:
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• a non-linear static characteristic, providing a max-
imum output current , and
• a single-pole dynamic.
With this model for the SC integrator, the ampli-
fier GB and SR limitations are taken into account, as
well as parasitic capacitors associated to its input and
output nodes. Moreover, capacitive load at the inte-
grator output is considered to change from the inte-
gration to the sampling phase, what reflects the actual
situation in most SC sections.
2.2. Integration Phase
Considering respectively and as
the amplifier input and output voltages at the end of
the preceding sampling phase, at the beginning of the
integration phase, , charge-conservation
imposes a jump on these voltages to values
(1)
with and referring to
the equivalent capacitive load at the amplifier output
during the integration phase, given by
(2)
Note from eq.(1) that and jump at the
beginning of this phase in the opposite direction to
their final values (see Fig.3). It must be also remarked
that, unlike previous models [1]-[5], we have consid-
ered , which reflects the possibility of
having this node incompletely discharged by the end
of the preceding sampling phase.
Depending on the value of the initial amplifier
input voltage two possibilities can be distinguished:
(a) , where Io stands for the amplifier
maximum output current and for its transconduc-
tance. The amplifier will then operate linearly and its
input node discharges exponentially following
(3)
where  has been supposed.
(b) , so that the amplifier slews and its
input node will then evolve linearly following:
(4)
The slewing will go on until , when the
condition for the amplifier to start operating linearly,
, fulfills. From this condition we
get
(5)
and from then on will relax exponentially:
(6)
During the integration phase is given by
(7)
where stands for eq.(3), (6) or (4) depending,
respectively, on the amplifier linear operation, partial-
or complete-slewing in this phase.
At the end of the integration phase, ,
and  will be given by eq.(8).
2.3. Sampling Phase
Taking and , respectively, as
the amplifier input and output voltages at the end of
the preceding integration phase, at
charge-conservation imposes† a new jump on these
voltages to
(9)
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(8)where refers to the equivalent capacitive output
load during the sampling phase, given by
(10)
Note from eq.(9) that and again jump in the
opposite direction to their final values (see Fig.3).
Depending on the initial amplifier input voltage,
two more possibilities can be distinguished:
(a) , and the amplifier operates linearly:
(11)
(b) , so that the amplifier slews and its
input node will then evolve linearly following:
(12)
The slewing will go on until , when
fulfills and the amplifier starts
operating linearly. From this condition we get
(13)
and from then on  will relax exponentially:
(14)
During the sampling phase  is given by
(15)
where stands for eq.(11), (14) or (12) depend-
ing, respectively, on the amplifier linear operation,
partial- or complete-slewing during this phase.
At the end of the sampling phase, , and
 will be given by eq.(16).
2.4. Overall Integration-Sampling Process
The former study on the SC integrator dynamics
in the integration and the sampling phases can be eas-
ily concatenated, so that the transient evolution of the
integrator output voltage is accurately described for
the overall integration-sampling process. Nine differ-
ent evolutions can be obtained for the complete pro-
cess, which are summarized in Table 1. The actual
response the SC integrator follows, out of the nine
possible‡, will mainly depend on the input signals
level as well as on the amplifier static characteristics.
Ideally,  at the end of the process would be,
(17)
while the actual can be obtained for each possi-
ble evolution by the linking of its equations during the
sampling phase to those of the preceding integration
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phase (see Table 1). Every term obtained for the
actual , different from those in eq.(17), derives
from an incomplete settling, due to the amplifier finite
GB and SR. Fig.3 shows an evolution with a par-
tial-slewing during both clock-phases and illustrates
the influence of the sampling dynamics. Considering
only the integration phase would lead in this case to
an under-estimation of the defective settling error,
since the deviation of the settled voltage is higher at
the end of the sampling phase than it was at the end of
the integration phase. Equations for all nine cases
match with HSPICE results with less than 1% error.
3. Application to Σ∆Ms Design
3.1. Comparison with Previous Models through
Behavioral Simulations
As the conversion rate increases to cope with
specifications demanding high-resolution and
high-speed operation, defective settling errors due to
amplifiers finite GB and SR become one of the most
limiting factors in present Σ∆Ms designs. Moreover,
these must be achieved with a reduced power con-
sumption, so that the amplifier dynamic features
should be kept as less demanding as possible with no
degradation on the modulator performance. This has
been traditionally accomplished allowing a certain
slewing on the amplifier [2][4], what relaxes the
amplifier characteristics and does not imply a severe
loss of dynamic range in the Σ∆M.
Although amplifiers finite GB and SR are taken
into account in most SC integrator models [1]-[5], this
only applies for the integration phase, omitting errors
due to the sampling dynamic that become important
as the operating frequencies increase.
The new model for the SC integrator and the equa-
tions describing its transient response, developed in
Section 2, have been introduced in ASIDES [4], a
behavioral simulation tool for SC Σ∆Ms. Simulations
have been carried out on a 12bit@4MSamples/s
2-13mb cascade Σ∆M [7], operating with sampling
frequency fs = 32MHz, oversampling ratio M = 8,
last-stage quantizer resolution B = 4 and reference
levels . Fig.4 shows a comparison of the
in-band error power due to defective settling, , for
both traditional and new models as a function of the
amplifier transconductance. Note that not considering
errors induced during the sampling phase gives too
optimistic results, leading in this case to an
under-estimation on  of around 12dB.
3.2. Manual Estimations of Settling Error Power
Integrators defective settling has generally been
modeled in Σ∆Ms as an error source at the integrator
input, so that only the first integrator in the modulator
is considered in an approximated analysis. This can
be done since the contribution of the rest of integra-
tors to the in-band error power is attenuated by
increasing powers of the oversampling ratio [4]. Fig.5
shows the deviation of the settled output voltage at the
first integrator in the 2-13mb Σ∆M from its ideal
value, eq.(17). This deviation approximates to a gaus-
sian distribution when the input signal amplitude A
approaches the reference voltage . Taking into
account this and the equations formerly developed for
the transient response of SC integrators, we will try to
translate them into compact expressions for the set-
tling error power in SC Σ∆Ms.
vo n,
TABLE 1: Possible evolutions during the
integration-sampling process
INTEGRATION SAMPLING
1 Linear eq.(3) Linear eq.(11)
2 Partial-slew eq.(6) Linear eq.(11)
3 Slew eq.(4) Linear eq.(11)
4 Linear eq.(3) Partial-slew eq.(14)
5 Partial-slew eq.(6) Partial-slew eq.(14)
6 Slew eq.(4) Partial-slew eq.(14)
7 Linear eq.(3) Slew eq.(12)
8 Partial-slew eq.(6) Slew eq.(12)
9 Slew eq.(4) Slew eq.(12)
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 Fig. 3: Transient evolution of integrator output voltage.
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The voltage that the integrator output settles to has
been re-written in the following way,
(18)
mapping deviations into:
• a hold-error on the initial output voltage, ,
• a gain-error, , and
• an offset-error, ,
with .
Although the obtaining of compact expressions
has been done for all nine possible evolutions in the
integration-sampling process, we will only consider
the first case as an illustrative example.
If the amplifier operates linearly during both
clock-phases (case 1 in Table 1), the value of the
former errors turns out to be,
(19)
where , ,
,
and terms in and in
 have been neglected.
The actual implementation of the first two integra-
tors in the 2-13mb Σ∆M is shown in Fig.6. When com-
pared to the SC integrator model considered in Fig.1,
we get that , and
. In this situation, worst case will then
occur for when ††, so
that
(20)
• On the one hand, and can be considered
as error sources that add to the modulator input
signal and, therefore, are not attenuated in the
baseband. Considering, as in [5], that these errors
correspond to three times their standard deviation
in a gaussian distribution, and that they are uni-
form in the range (-fs/2, fs/2), we get:
(21)
Integrating in the baseband, we get their contribu-
tions to the defective settling error power,
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where A is the input signal amplitude.
• On the other hand, error translates into a mem-
ory error that will basically affect the noise trans-
fer function of the modulator. Considering only
this error term, the integrator output at the end of
the integration-sampling process will be,
(23)
where .
The integrator transfer function will then be,
(24)
so that the following expression, valid for cascade
Σ∆Ms [4], can be derived for its contribution to ,
(25)
where is the quantization step of the comparator
in the first-stage of the cascade and L1 is the first-stage
order. For the 2-13mb Σ∆M, this leads to:
(26)
The total in-band error power due to defective set-
tling will then finally be given by:
(27)
A comparison between simplified equations and
results obtained by behavioral simulation in ASIDES
is carried out in Fig.7 for a wide range of variation on
the amplifier transconductance and its input parasitic.
Note the high agreement of the obtained . More-
over, simplified equations present the additional
advantage of being a bit conservative when compared
to more accurate behavioral simulation results, what
may be very practical for a hand-made estimation of
the required integrator dynamics.
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